Regviz

Alif Semiconductor /AE302F40C1537LE_CM55_HE_View /CLKCTL_PER_MST /DPHY_PLL_STAT1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DPHY_PLL_STAT1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE302F40C1537LE_CM55_HE_View/CLKCTL_PER_MST/DPHY_PLL_STAT1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PLL_SOC_CPBIAS_CNTRL 0PLL_SOC_INT_CNTRL 0PLL_SOC_PROP_CNTRL 0PLL_SOC_VCO_CNTRL

Description

MIPI-DPHY PLL Status Register 1

Fields

PLL_SOC_CPBIAS_CNTRL

Charge pump bias control for device direct PLL control
PLL_SOC_INT_CNTRL

Integral charge pump control for device direct PLL control
PLL_SOC_PROP_CNTRL

Proportional charge pump control for device direct PLL control
PLL_SOC_VCO_CNTRL

VCO operating range for device direct PLL control

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data